The kDRR Scheduling Algorithms for Multi-server Packet Switches
نویسندگان
چکیده
Tremendous increase of Internet traffic demands high speed, large capacity IP switch routers. The introduction of multi-server switch architectures not only makes it possible to scale to larger switch capacities, but also imposes special requirements on scheduling algorithms running in the central scheduler. In this paper, we model the multi-server switch scheduling problem as a maximum bipartite K-matching problem. We generalize iSLIP and DRR to multi-server switch architectures and propose two distributed scheduling algorithms kDRR RGA and kDRR RG for finding maximal K-matchings. Through simulations, we show that both algorithms achieve comparable performance with high throughput under uniform traffic. Using programmable k-selectors, kDRR RGA and kDRR RG are ready to be implemented at high speed.
منابع مشابه
Performance Evaluation of Packet-to-Cell Segmentation Schemes in Input Buffered Packet Switches
Most input buffered packet switches internally segment variable-length packets into fixed-length cells. The last cell in a segmented packet will contain overhead bytes if the packet length is not evenly divisible by the cell length. Switch speed-up is used to compensate for this overhead. In this paper, we develop an analytical model of a single-server queue where an input stream of packets is ...
متن کاملNetwork Algorithms and Protocol for Multimedia Servers
In this paper, we present a network service specifically designed for multimedia servers. It uses a histogram based traffic characterization and an overload control protocol to eliminate packet losses in the network while providing heterogeneous statistical QoS. The key contribution of our protocol lies in combining open-loop and feedback-based control to: (1) provide heterogeneous QoS to clien...
متن کاملArchitecture and Hardware for Scheduling Gigabit Packet Streams
We present an architecture and hardware for scheduling gigabit packet streams in server clusters that combines a Network Processor datapath and an FPGA for use in server NICs and server cluster switches. Our architectural framework can provide EDF, static-priority, fair-share and DWCS native scheduling support for besteffort and real-time streams. This allows – (i) interoperability of schedulin...
متن کاملPacket Scheduling in Input-Queued Cell-Based Switches
Input-queued switch architectures play a major role in the design of high performance switches and routers for packet networks. These architectures must be controlled by a scheduling algorithm, which solves contentions in the transfer of data units from inputs to outputs. Several scheduling algorithms were proposed in the literature for input-queued cell switches, operating on fixed-size data u...
متن کاملHigh Speed Networks EFFICIENT SCHEDULING OF VARIABLE-LENGTH IP PACKETS ON HIGH-SPEED SWITCHES*
ATM switches have been proposed as the switching fabric cores of many high-performance IP switches. In this paper, we present an efficient algorithm called IPPIM for scheduling variable-length IP packets on these switches and compare its performance with the original parallel iterative matching (PIM) ATM cell scheduling algorithm. The mean IP packet delays using both the PIM and the IP-PIM sche...
متن کامل